

What is claimed is:

- 1 1. A tunneling leakage current compensation circuit, comprising:
  - 2 a current mirror coupled to a tunneling leakage monitor, said tunneling leakage
  - 3 monitor including a tunneling leakage monitoring device, said current mirror adapted to
  - 4 force a tunneling leakage current of said tunneling leakage device to a predetermined
  - 5 current value; and
  - 6 a voltage buffer coupled to said leakage monitor, said voltage buffer adapted to
  - 7 generate an output voltage based on a voltage level developed across said leakage
  - 8 monitoring device when said tunneling leakage current is at said predetermined current
  - 9 value.
- 1 2. The circuit of claim 1, wherein said current mirror includes an adjustable current
- 2 source and means to adjust a current generated by said current source.
- 1 3. The circuit of claim 2, wherein said current source is a band gap current source.
- 1 4. The circuit of claim 2, wherein said means to adjust a current generated by said current
- 2 source is a digital to analog converter.

1 5. The method of claim 4, further including a fuse array, said fuse array adapted to apply  
2 input signals to inputs of said digital to analog converter based on a state of fuses in said  
3 fuse array or a field programmable gate array, said field programmable gate array adapted  
4 to apply input signals to inputs of said digital to analog converter based on a  
5 programming of said field programmable gate array.

1 6. The circuit of claim 1, further including a voltage regulator coupled to said voltage  
2 buffer, said voltage regulator adapted to supply a fixed voltage to a power distribution  
3 network of an integrated circuit chip based on said output voltage of said voltage buffer.

1 7. The circuit of claim 1, wherein said leakage monitor device is a gate capacitor.

1 8. A method of compensating for tunneling current leakage in an integrated circuit chip,  
2 the method comprising:  
3 forcing a current of known value through a tunneling current leakage monitor  
4 device to provide a voltage signal; and  
5 regulating an on-chip power supply of said integrated circuit chip based on said  
6 voltage signal.

1 9. The method of claim 8, wherein said tunneling current leakage monitor device is a gate  
2 capacitor.

1 10. The method of claim 8, further including programming fuses or a field programmable  
2 gate array in order to set said value of said known current.

1 11. The method of claim 8, further including performing a burn-in test of said integrated  
2 circuit chip while forcing said current of known value through a tunneling current leakage  
3 monitor device.

1 12. The method of claim 8, wherein said current of known value is selected to be about  
2 equal to the tunneling leakage current of a worst-case process integrated circuit chip.

1 13. The method of claim 8, further including lowering a voltage level of said on-chip  
2 power supply for a best-case process integrated circuit chip from a nominal value for a  
3 nominal-case process integrated circuit chip and raising said voltage level of said on-chip  
4 power supply for a worst-case process integrated circuit chip from said nominal value.

1 14. The method of claim 8, further including:  
2 selecting a first value for said current of known value for burn-in operation of said  
3 integrated circuit that is higher than a second value for said current of known value for  
4 normal operation of said integrated circuit; and  
5 determining a voltage level of a burn-in power supply based on said first value.

1 15. A method of compensating for tunneling current leakage in an integrated circuit chip,  
2 the method comprising:

3 providing a current mirror coupled to a tunneling leakage monitor, said tunneling  
4 leakage monitor including a tunneling leakage monitoring device, said current mirror for  
5 forcing a tunneling leakage current of said tunneling leakage device to a predetermined  
6 current value; and

7 providing a voltage buffer coupled to said leakage monitor, said voltage buffer for  
8 generating an output voltage based on a voltage level developed across said leakage  
9 monitoring device when said tunneling leakage current is at said predetermined current  
10 value.

1 16. The method of claim 15, wherein said current mirror includes a current source and  
2 means for adjusting a current generated by said current source.

1 17. The method of claim 16, wherein said means for adjusting said current generated by  
2 said current source is a digital to analog converter.

1 18. The method of claim 17, further including providing a fuse array, said fuse array for  
2 applying input signals to inputs of said digital to analog converter based on a state of  
3 fuses in said fuse array or providing a field programmable gate array, said field  
4 programmable gate array for applying input signals to inputs of said digital to analog

5 converter based on a programming of said field programmable gate array.

1 19. The method of claim 15, further including providing a voltage regulator coupled to  
2 said voltage buffer, said voltage regulator for supplying a fixed voltage to a power  
3 distribution network of an integrated circuit chip based on said output voltage of said  
4 voltage buffer.

1 20. The method of claim 15, wherein said tunneling leakage monitoring device is a gate  
2 capacitor.